Abstract
Introduction
Recently, wireless communication field has rapidly developed, and the Radio Frequency (RF) components market is continuously increasing. Specially, CMOS RF integrated circuit research is actively being conducted for small chip area, low cost and low power consumption. In order to achieve these goals, the system can be a single chip using Direct Conversion Receiver (DCR) technique. The DCR technique as compared to the conventional super-heterodyne receiver technique has no intermediate frequency (IF) , the removed image problem, and bulky external filter. Thanks to these advantages, it is possible to make small chip size and low power consumption [1] .
Despite these advantages, the DC-offset phenomenon can degrade the system performance. The DC-offset occurred in the analog baseband is amplified as a gain of the variable amplifier. Since this problem is effected on the operation area of the analog-to-digital converter (ADC), the system performance is degraded and signal demodulation may not be generated. The PGA has been used in a variety of fields such as disk drive, hearing aids, optical receiver and wireless communication system, etc.
A PGA is essential to maximize the dynamic output range of the system, and it is possible to adjust the gain. There are two gain control techniques of analog and digital using a type of programmable gain signal. An analog gain control technique generally utilizes a variable transconductance and resistor, and a digital technique uses CMOS switches. Recently, the PGA is often controlled and embodied as a feedback loop by Digital Signal Processor (DSP).
In this paper, a PGA with DC-offset cancellation circuit (DCOC) for wireless local area network (LAN) DCR is proposed. The PGA adjusts the programmable gain using digital control technique. The suitable PGA still remains to be the major issues to make affordable commercial systems [2] [3] [4] [5] . To solve DC-offset problem, this paper proposes continuous time feedback calibration loop using Miller effect to reduce the DC-offset level without large capacitance [4] . We also present a low power CMOS PGA with a DC-offset cancellation for a wireless LAN DCR. This circuit controls gains of 8 levels with 4dB ~ 60dB by steps of 8dB. 
DC-offset Cancellation Circuit Design
In the DCR architecture, DC-offset phenomenon can be divided into two reasons. First, as shown in Figure 2 , when DCR Local Oscillator (LO) leakage signal is applied to the RF input stage of the mixer via the unintended path, undesirable DC component occurs due to the selfmixing. In addition, the DC-offset occurs when the LO leakage component is applied to the input stage of the Low Noise Amplifier (LNA). In this case, the leakage signal is amplified as a strong signal, and it provides self-mixing. DC offset component effects on proceeding baseband block. Second, the DC-offset component comes from a strong interference signal in the band. It is amplified in the LNA, and then it is applied to the LO input stage by self-mixing as shown in Figure 3 . 
Proposed PGA with DC-offset Cancellation Circuit
The proposed PGA circuit is shown in Figure 4 . It has fully symmetrical structure at differential mode, and sources of transistors, M 1 -M 2 have an opposite voltage when two inputs with opposite phases are inserted into the circuit. The amplifier gain can be selected by using a ratio of degeneration resistor or a load resistor. Both sides of the symmetrical structure have the same value of direct current at the source node, and then the gain is adjustable by changing the degeneration resistor. To get higher gain, the value of the total degeneration resistor must be lower, thus it leads to the increment of gain errors. Therefore, to obtain a more accurate and higher gain, the proposed PGA includes Gm-boosting sourcedegenerated differential pair and an additional amplifier stage [6] .
The DC-offset cancellation circuit (DCOC) is based on Miller effect with continuous time feedback as shown Figure 4 . It is realized in capacitor and resistor of the large value using the Miller effect. Comparing the difference between a continuous time feedback method and ACcoupling method using Miller effect, continuous time feedback method has advantage for realizing the low-pass filter with a low cut-off frequency. However, a larger resistor or capacitor should be realized by off-chip in order to minimize the chip size. The external components need the additional pin and increase the whole system dimensions. To solve the problem, this paper uses the Miller capacitors based on the continuous time feedback technique. The Miller effect is used to realize a large value capacitor. Using this technique, it is possible to reduce chip size and power consumption [7] . The resistance, R and capacitance, C must be increased in order to obtain a lower f 0 , but a large RC is requires a large area. To reduce the RC area, this paper utilizes the Miller capacitor. The Miller effect can increase the value of total capacitance C T , since the capacitance for the Miller effect is described in Equation (2).
where A v is a gain of PGA, and A v is bigger than 1. The DC-offset voltage of the PGA at the low frequency is detected and stored in an equivalent capacitance, A v C 1 . The capacitor value of the circuit is calculated using the Equation (2) . If a capacitor of 1pF and a gain of 1,000 are used in the circuit, we can obtain large capacitor value of 1,000pF using the Miller effect. Fig. 6 shows gain adjustment stage of PGA using degeneration resistor (2R s ) consisting of resistors and CMOS switches. The gain adjustment stage has a disadvantage of large chip area due to the large size of passive element. If it is designed to minimum on-resistor effect, the linearity is improved, and vice versa. Therefore, the gain adjustment stage of proposed PGA is designed using half of the size of the passive elements and on-resistor of the switch for the degeneration resistor. The gain of the proposed PGA is determined by the value of degeneration resistor [8] . To increase linearity of switch and decrease chip size, we used CMOS switches and resistors. It consists of 16 CMOS switches and 8 resistors to provide various gains such as 4dB, 12dB, 20dB, 28dB, 36dB, 44dB, 52dB and 60dB. 3. Results Figure 4 has excellent DC-offset cancellation effect. Figure 9 shows AC results of frequency domain with various gains for the proposed PGA. It is simulated from 0Hz to 100kHz in 5kHz scale by changing the output signal. The gain is controlled by the open status (logical 'low') and the closed status (logical 'high') of the switches (S 1 S 2 S 3 S 4 S 5 S 6 S 7 S 8 ). When the all switches are closed, the gain is 60dB, and only one switch is closed for the gain of 4dB. As shown in this Figure, the PGA showed stable gains of 4dB~60dB by 8 steps of 8dB for the switching operation. Figure 10 and Table 1 show results of differential-mode gain (A dm ), common-mode gain (A cm ) and common-mode-rejection ratio (CMRR) for the proposed PGA. In differential amplifiers with perfect symmetry, each component on the side of one output corresponds to an identical component on the side of the other output. With such perfectly balanced amplifiers, when v in1 = -v in2 , v out1 = -v out2 . Similarly, pure common-mode inputs (for which differential-mode input, v id = 0) produce pure common-mode outputs in perfectly balanced differential amplifiers. Therefore, the ratio A dm /A cm is one figure of merit for a differential amplifier, giving the ratio of the desired differential-mode gain to the undesired commonmode gain. CMRR is defined by the magnitude of this ratio as the common-mode-refection ratio. As shown in Figure 10 and Table 1 , the PGA showed excellent CMRR of 80.80dB for 4dB gain and of 131.71dB for 60dB gain, respectively. It shows excellent frequency characteristic when the CMRR rejection ratio is bigger. The proposed PGA also showed very small gain error of less than 0.24dB. Table 2 shows comparison results for recently reported PGA. The proposed PGA showed very small gain error of less than 0.24dB, and very low power consumption of 1.137mW, and very small chip area of 0.015μm 2 as compared to conventional results [9] [10] [11] [12] . 
Figure 5. Block Diagram of the Proposed Circuit

Conclusions
In this paper, we proposed a low-power Programmable Gain Amplifier (PGA) with DCoffset cancellation circuit for Direct Conversion Receiver (DCR). The PGA is realized for wireless local area network (LAN) DCR. The PGA consisted of differential amplifier stage, buffer stage, 8 CMOS switches, 16 passive resistors and DC-offset cancellation circuit (DCOC) using the Miller effect. It had perfectly balanced amplifier scheme to reduce input and power supply noises, and the output DC-level is almost zero with 23.9μV. We fabricated PGA using Magnachip/SK Hynix 0.18-μm CMOS 1poly-6metal process. The proposed system showed very low power consumption of 1.137mW, very small gain error of less than 0.24dB, and very small chip area of 0.015mm 2 compared to conventional results. 
